UNCLASSIFIED

MASTER COPY DO NOT DESTROY

LESSON PLAN

FOR

FREQUENCY SHIFT EXCITER

MODEL XFK



THE TECHNICAL MATERIEL CORPORATION

MAMARONECK, N.Y. OTTAWA, ONTARIO

Title: Model XFK Frequency Shift Exciter

Objectives:

- a) to discuss the functions, characteristics, capabilities and limitations of the Model XFK Frequency Shift Converter.
- b) to discuss the circuitry of the Model XFK, pointing up significant circuit parameters.
- c) to discuss the operation of the Model XFK in a general manner, without reference to specific associated transmitters.
- d) to discuss the interconnection and operation of the Model XFK with associated transmitters to meet individual customer requirements. These individual discussions will appear as appendices to this basic lesson plan.
- e) to demonstrate, with appropriate test equipment, the alignment of the unit.

References:

- a) Technical Manual for Model XFK.
- b) S-155: Production Test Specifications for Model XFK.
- c) CK-140: Production Schematic, Model XFK.
- d) Technical Manual for Model GPT-750-(C)-2 transmitter: section on the Model XFK.

Training Aids:

- a) Model XFK, set up for operation.
- b) VTVM: H.P. Model 410B, or equivalent.
- c) Oscilloscope: Tektronics Model 545A, or equivalent.
- d) Frequency Counter: H.P. Model 524C, or equivalent.
- e) Signal Generator: Measurements Corp. Model 82, or equivalent. Fixed crystals may be used in lieu of the signal generator.
- f) 70 ohm dummy load.

Introduction:


The Model XFK Frequency Shift Exciter is a complete, integral unit; it may be purchased as such, or in combination with other TMC transmitting equipment.

This lesson plan is designed to cover the theory and operation of the Model XFK only; it is not "slanted" toward any particular installation. Separate lesson plans, appendixed to this basic lesson plan, will "tie in" the Model XFK with particular installations, as required.

Presentation:

A. General Orientation:

1. General Discussion:



- a) The Model XFK is a frequency shift exciter unit which contains:
 - (1) an internal crystal oscillator circuit, capable of operating in the range .8 6.7 mcs; provision is made for installation of three crystals, any one of which may be selected by a front panel switch.
 - (2) a 200 KC oscillator, the frequency of which may be shifted up to plus or minus 500 cycles by means of a reactance modulator circuit actuated by keying or facsimile signals. The frequency of the 200 KC oscillator may also be shifted plus or minus 600 cycles independently of the reactance circuit by means of a front panel control.
 - (3) a reactance modulator circuit, designed to shift the frequency of the 200 KC oscillator in accordance with certain characteristics of input teletype or facsimile signals.


- (4) a keyer circuit, which accepts teletype signals or contact signals, and produces a frequency shift control voltage independent of the amplitude of the keying signals.
- (5) a balanced mixer circuit, which adds the output of the internal crystal oscillator and the 200 KC oscillator circuit.

 Since the range of the crystal oscillator circuit is .8 6.7 mcs, and the range of the 200 KC oscillator is 200 KC ±4 F, the total final range of the Model XFK is 1.0 6.9 mc, ± 4 F, where 4 F is the frequency shift.
- (6) a tuned power amplifier stage, which raises the signal to the desired output level.
- (7) a self contained power supply, which furnishes all voltages required.
- (8) a "multiplier" circuit arranged in patch panel fashion to compensate the frequency shift control voltage when frequency multiplication vice frequency translation is employed in subsequent transmitter stages.
- (9) temperature controlled oven circuits.
- (10) switching circuits for operating the equipment in various modes and under different conditions.
- b) The RF output frequency is produced in two bands:

Band 1: 1.0 - 2.5 mc $\pm af$


Band 2: $2.5 - 6.9 \text{ mc} \pm 4f$

- c) The frequency shift is continuously variable from \pm 0 cycles to \pm 500 cycles, for a total shift of 1000 cycles. The total frequency shift is shown on a front panel indicator, geared to the FREQ SHIFT CPS control.
- d) The Model XFK will accept the following types of inputs:
 - (1) neutral positive teletype signals of amplitude 25 to 150 volts.




(2) polar teletype signals.

- (3) keyed "ground" signals for CW operation.
- (4) keyed "ground" signals for FS operation.
- (5) facsimile signals from a demodulator unit.
- e) The power output of the Model XFK is variable to a maximum of 3 watts, referred to an output impedance of 50 to 70 ohms.
- f) maximum keying speed is 1000 words per minute.
- g) keying bias is not greater than 10% at 1000 WPM.
- h) an external variable frequency oscillator with a range of .8 6.7 mc may be used in lieu of the internal crystal oscillator. Since the internal crystal oscillator circuit has provisions for switching among three crystals only, the VMO would be preferred when operation over a wide range of frequencies is required.
- B. Discussion of the Circuitry of the Model XFK:
 - 1. Block Diagram Illustrating the Operation of the Model XFK




- a) crystal oscillator V-6A or an external VMO supplies the balanced mixer circuit, V-3, V-4, with a frequency in the range .8 6.7 mcs.
- b) cathode follower stage V-6B provides buffer action between the primary frequency source and the balanced mixer circuit.

- c) keyer tube V-7 receives contact or voltage signals and converts these to a balanc d, polarized control voltage, which is independent of the amplitude of the keying signals.
- d) reactance modulator stage V-2 acts on the 200 KC oscillator to shift its frequency higher or lower by an amount determined by the operator, at a <u>rate</u> determined by the characteristics of the keying signals in voltage or contact keying operation.
- e) in facsimile operation, the keyer circuit is disconnected; the facsimile input causes the reactance tube to shift the frequency of the 200 KC oscillator by an amount and at a rate determined by the characteristics of the facsimile input signal.
- f) 200 KC oscillator V-l supplies the balanced mixer with a frequency of 200 KC $\pm \Delta f$.
- g) the balanced mixer adds the frequencies of the crystal or VMO and the 200 KC oscillator to produce an output frequency of $1.0-6.9~{\rm mc}~{\it \pm 4f}$.
- h) power amplifier stage V-5 raises the signal from the balanced mixer circuit to the required level.
- i) in CW operation, grid block keying causes the power amplifier stage to operate and cutoff in accordance with the CW keying signals. Thus, the CW circuit is totally independent of the frequency shift circuits




Simplified circuit of the keyer, V-7 in MARK operation.



CONDITIONS SHOWN ARE APPROXIMATE ONLY

Simplified circuit of the keyer, V-7, in SPACE operation.



CONDITIONS SHOWN ARE APPROXIMATE ONLY


2. Keyer Circuit, V-7:

Refer to the complete circuit schematic, Model XFK, and the simplified circuits of the keyer in MARK and SPACE condition on the two preceding pages.

- a) the control grid, pin 2, of keyer stage V-7, receives MARK AND SPACE signals from terminal 4 of E-1, when the MODE switch, S-3, is in the LINE position. These teletype signals may be polar, or neutral positive.
- b) control grid pin 7 may receive CONTACT keying signals from terminal 5 of E-1. The keying device supplies a ground to terminal 5 when it is desired to key in this manner. This line must be open circuited when teletype signals are being received at terminal 4. Conversely, when CONTACT keying is employed, the VOLTAGE input at terminal 4 should be removed.
- c) when the MODE switch, S-3, is placed in the MARK position, the control grid, pin 2, is connected to a positive 105 volts source via a divider network, thus simulating a MARK condition for test purposes.
- d) when the MODE switch, S-3, is placed in the SPACE position, the control grid, pin 2, is grounded. This also is a test position, simulating a SPACE condition.
- e) when the MODE switch is placed in the FAX position, the keyer tube, V-7, is bypassed and the facsimile signal is introduced directly to the reactance modulator circuit from terminal 6 of E-1.
- f) keyer circuit V-7 in MARK condition:
 - (1) the cathode, pin 3, of V-7B, is maintained at plus 13 volts by voltage divider R-33, R-34. With V-7B cut off, voltage divider current is 4.15 ma. With V-7B conducting, total plate and grid current is 146 ua. Thus, pin 3 is maintained at 13 volts at all times.
 - (2) in MARK condition, the voltage divider to plus 105. volts in the control grid circuit of V-7B causes grid limiting. Thus, pin 2 is held to the voltage at pin 3, and egk V-7B is 0 volts.
 - (3) the high grid drive and the large value of plate load resistance drops the plate voltage at pin 1 to 14 volts; epk V-7B is 1 volt.
 - (4) the plate, pin 1, of V-7B, is connected directly to the control grid, pin 7, of V-7A. V-7A is one resistance in a voltage divider network with plus 105 volts at one end and minus 105 volts at the other end.


- (5) in MARK condition, with plus 14 volts at pin 7, V-7A is cut off. Voltage divider current flows up from the minus 105 volt source, through R-39, R-38, R-37, and R-36 to the positive 105 volt source. The voltage at pin 8, the cathode of V-7A, is plus 22 volts.
- (6) Since V-7A is cut off, R-36 is shunted by an open circuit, and the wiper of R-38, the SHIFT BALANCE potentiometer, will pick off a negative voltage.
- (7) the wiper of R-38 is connected to another voltage divider network to ground, and a small current will flow in this branch.
- (8) note that the negative voltage picked off the wiper of R-38 may be varied from minus 26 volts to minus 4.5 volts.
- (9) if CONTACT keying is employed, there will be no signal into pin 2 of V-7B. Terminal E-1-5 will be grounded by the keying device; this will cut off V-7A and the same conditions will prevail.
- g) keyer circuit V-7 in SPACE condition:
 - (1) in SPACE condition, the grid, pin 2, of V-7B is grounded. With plus 13 volts at the cathode, pin 3, V-7B is cut off.
 - (2) with V-7B cut off, the grid circuit of V-7A is returned to B Plus through R-35, and V-7A conducts.
 - (3) with V-7A conducting, R-36, a 47 K ohm resistance, is shunted by the dynamic plate resistance of V-7A, and the total resistance combination equals about 10 K ohms. The current in the voltage divider increases.
 - (4) with V-7A conducting, the voltage available at the wiper of R-38 may be varied from minus 6 volts to plus 25 volts. A small current flows in the wiper circuit of R-38 as before.
 - (5) if contact keying is employed, there will be no signal at pin 2 of V-7B, and the key at terminal E-1-5 will be open. Thus, the same conditions in V-7A will prevail.

- h) the following points are significant:
 - (1) for a large variation in the amplitude of input MARK and SPACE voltages, the voltage picked off R-38 at any particular setting will be the same. Thus, the frequency shift in LINE, MARK and SPACE positions of the MODE switch will be unaffected by amplitude variations at the input.
 - (2) contact keying signals introduced at terminal E-1-5 will also produce the same MARK and SPACE voltages at R-38.
 - (3) a MARK input results in a NEGATIVE voltage at R-38.
 - (4) a SPACE input results in a POSITIVE voltage at R-38.
 - (5) a keyed contact at E-1-5 creates a MARK condition, resulting in a NEGATIVE voltage at R-38.
 - (6) an unkeyed contact at E-1-5 creates a SPACE condition, resulting in a POSITIVE voltage at R-38.
- i) During the alignment procedure, R-38, the SHIFT BALANCE potentiometer, is adjusted so that equal positive and negative voltages are picked off the wiper for space and mark condition. This adjustment is necessary, because the voltage from the keyer circuit to the reactance modulator circuit must be polar and perfectly balanced.
- Shift Amplitude, Multiplier and Frequency Shift Circuit: 3.



- a) the MARK or SPACE voltage picked off R-38 is applied to the reactance modulator circuit via the scheme shown on the preceding page.
- b) thus, the amplitude of the signal at R-38 is further controlled by SHIFT AMPLITUDE control R-40, the plug in multiplier circuit, and the front panel FREQ SHIFT CPS control.
- c) during the alignment procedure, R-40, the shift amplitude control, is adjusted to furnish the proper amplitude of polarized, balanced voltage to shift the frequency of the reactance modulator by the proper amount.
- d) The FREQUENCY SHIFT CPS control, R-8, is a front panel control geared to the FREQUENCY SHIFT dial. When R-8 is at minimum resistance, the dial reads 0 and no voltage is sent to the reactance modulator circuit. When R-8 is at maximum, the dial reads 1000 and sufficient voltage is applied to the reactance modulator to shift the frequency of the 200 KC oscillator plus and minus 500 cycles.
- e) the "multiplier" circuits are actually attenuators, which reduce the frequency shift voltages at R-8 when the XFK feeds a transmitter which employs frequency multiplier circuits instead of frequency translation circuits to step up the output frequency.
- f) when the XFK feeds a transmitter employing frequency translation circuits, a Xl multiplier circuit (short) is plugged into the multiplier jacks.
- g) a brief discussion of frequency shift in multiplier and frequency translation circuits follows:
 - (1) frequency translation:


XFK output: 2MC + 425~ XMTR RF OUTPUT: 6 mc nominal Total Frequency Shift Desired: 850 cycles.



(2) frequency multiplication:


XFK output: 2MC 1425~ XMTR RF OUTPUT 6 mc nominal

Total Frequency Shift Desired: 850 cycles



Thus, with a <u>frequency multiplication</u> of 3, the frequency shift is also multiplied by 3. However, if the original frequency shift were divided by a factor of 3 in the XFK, the final frequency shift would be correct.

(3) frequency multiplication, using divider circuit in XFK:



Thus, when frequency translation circuits are employed, the MULTIPLIER jacks are shorted with a XI multiplier.

When frequency multiplication circuits are employed, a X2, X3, X4, X6, X9 or X 12 "MULTIPLIER" circuit is plugged in which actually divides the total frequency shift by 2, 3, 4, 6, 8, 9 or 12, as required.


The "multiplier" units will be discussed in detail in a subsequent section of this lesson plan.

- 4. Facsimile Input to the Reactance Modulator Circuit:
 - a) note that the wiper of R-8, the FREQUENCY SHIFT CPS control, connects to one section of S-3, the MODE switch. The wiper of this section of S-3 connects to the input of the reactance modulator circuit.
 - b) in MARK, SPACE and LINE positions of S-3, a positive or negative voltage is applied to the reactance modulator circuit; this voltage is polar, and balanced. It is independent of the amplitude of the input MARK and SPACE signals.
 - c) in the FAX position of this section of S-3, the reactance modulator circuit receives its input from FAX terminal E-1-6, which may be connected for voltage or current operation.

 The signal from a facsimile demodulator unit varies continuously in amplitude and frequency with the "light" and "dark" areas of the "picture" being scanned. Thus, the FAX input causes a linear shift of the 200 KC oscillator. The frequency shift in this case will be affected by the amplitude and frequency variations of the FAX input signal.


5. Multiplier Circuits:

a) assume that SHIFT AMPLITUDE control R-40 picks off plus 10 volts for a space condition and minus ten volts for a mark condition, as shown in the circuit below. The XI multiplier is shown inserted.



b) assume that R-8, the FREQUENCY SHIFT control, is at mid position; that is, the wiper is set at 5 K ohms. Then: the actual voltage passed to the reactance modulator circuit will be plus and minus 5 volts. The impedance presented to the wiper of R-40 will be 10 K ohms.


c) now assume that the X2 multiplier is switched into the circuit in place of the X1 multiplier.



- (1) the wiper of R-40 continues to see an impedance of 10 K ohms to ground. $\frac{(R42 + R8) \times R43}{R42 + R8 + R43} = \frac{2210 \times 2210^4}{4210^4} = \frac{4210^8}{4210^4} = 1210^4 = 1000$
- (2) the voltage available at R-8 has been halved; since R-8 is at mid position, the voltage will be plus and minus 2.5 volts.

 10 X 3K = 50K = 2.5
- (3) the frequency shift caused by the halving of the voltage to the reactance modulator circuit will divide the frequency shift by a factor of 2.

d) now assume that the X3 multiplier is switched into the circuit in place of the X2 multiplier.



(1) the wiper of R-40 continues to see an impedance of 10 K ohms.

$$\frac{(R-44+R8) \times R-45}{R44+R8+R-45} = \frac{30K \times 15K}{45K} = \frac{450\times10^6}{45\times10^3} = .10K-2$$


(2) the voltage available at R-8 will be reduced by 1/3 of that originally available.

$$\frac{10}{30K} \times \frac{5K}{30K} = \frac{50K}{30K} = 1.66V$$

- e) the multiplier circuits, when used, reduce the amount of frequency shift in accordance with the multiplying factor of the transmitter stages that follow.
- f) the multiplier units are configured to present a constant impedance of 10 K ohms to the wiper of R-40, to insure that the voltages will not shift with a change of impedance.
- g) the multiplier circuits are used only when frequency multiplication vice frequency translation is employed in the transmitter stages that follow the Model XFK.
- h) when an external VMO is used, and frequency multiplication circuits follow the XFK, a new multiplier must be inserted whenever the multiplication factor changes.
- i) Figure 2-3 of the XFK technical manual illustrates the patching arrangement.


6. 200 KC Oscillator Circuit:

- a) V-l together with its associated circuitry forms a push pull oscillator circuit with a nominal frequency output of 200 KCS.
- b) the circuit is a modified Kallitron oscillator; this type of negative resistance oscillator is used to provide a constant amplitude, high stability sine wave output.
- c) the simplified schematic is shown below. Note that the circuit is essentially a symetrical plate coupled multivibrator circuit with a tuned tank connected between the plates.



- d) the operation of the circuit is as follows:
 - (1) assume that plate current in V-lA is increasing. Then eb V-lA is decreasing, and the sine wave at point A is decreasing.
 - (2) if eb V-lA is decreasing, C-ll, R-68 and R-l will couple a negative going voltage to the grid, pin 5, of V-1B.
 - (3) if eg V-lB is decreasing, then ib V-lB is decreasing and eb V-lB is increasing. The sine wave at point B is increasing.
 - (4) if eb V-lB is increasing, C-lO, R-80 and R-2 will couple a positive going voltage to the grid of V-lA, causing a further increase of ib V-lA.
 - (5) at the peak of the negative excursion at A, corresponding to the peak of the positive excursion at B, the action switches; current in V-1A decreases, causing an increase in eb V-1A. C-11 attempts to charge, via R-68 and R-1, causing a positive going signal at the grid, pin 5, of V-1B.
 - (6) ib V-1B increases, causing eb V-1B to decrease; this causes C-10 to discharge via R-80 and R-2, causing a negative going voltage at pin 6 of V-1A. This further decreases ib V-1A, and the action continues.
 - (7) C-7, the "fine" frequency adjust, is a front panel control calibrated from minus 600 cycles to plus 600 cycles.
 - (8) two outputs are taken off, 180 degrees out of phase, from points A and B via coupling capacitors C-4 and C-3. These outputs are fed to the balanced mixer circuit.

- 7. The Reactance Modulator Circuit, V-2:
 - a) the reactance modulator circuit receives a control voltage at pin 2 of V-2, and acts to change the frequency of the 200 KC oscillator by a definite and predetermined amount.
 - b) when the control voltage originates in the keying circuit of V-7, it shifts the frequency of the 200 KC oscillator up or down, by an amount determined by circuit controls, and at a rate determined by the keying signals.
 - c) when the control voltage originates in the FAX circuit, it shifts the frequency of the 200 KC oscillator by an amount and at a rate determined by the characteristics of the input FAX signal.
 - d) simplified circuit of the 200 KC oscillator and V-2B:



(1) the plate, pin 6, of V-2B connects to the plate, pin 2 of V-1B. This will be the reference vector.

(2) the signal voltage applied to the grid, pin 7, of V-2B is applied from the opposite side of the 200 KC tank. This is ep V-1A.

(3) the phase angle, 0, of C-12, R-4, is 79 degrees; that is, the current in this network will lead the applied voltage by 79 degrees.




(4) since the voltage across R-4 is in phase with the current through it, and, since this voltage is also eg V-2B, the relationship between ep V-2B and eg V-2B may be drawn as follows:

(5) the plate current of V-2B will be in phase with the grid voltage of V-2B. Since this plate current will lag the plate voltage, the tube is acting as an inductive reactance.

(6) thus, the current in V-2B is an inductive current.

e) simplified circuit of V-2A and the 200 KC oscillator:




(1) the plate, pin 1, of V-2A, is connected to the plate, pin 1 of V-1A. This will be the reference vector.

(2) the signal applied to the phase shift network in the grid circuit of V-2A is obtained from the opposite side of the 200 KC tank. This is ep V-1B.

- (3) C-13, with a relatively low reactance of 800 ohms, has little effect on the phase shift.
- (4) the capacitive reactance of C-2 in parallel with C-14 is about 25 K ohms.
- (5) the phase angle of the circuit of R-5, C-2, C-14, is about 21 degrees; that is, the current in this network will lead the applied voltage by 21 degrees.

(6) eg V-2A is the voltage across capacitors C-2, C-14; this voltage will lag the current in this network by 90 degrees.



- (7) eg V-2A now leads ep V-2A by lll degrees. Since the plate current will be in phase with the grid voltage, the plate current of V-2A will lead the plate voltage of V-2A by lll degrees.
- (8) V-2A acts as a capacitive reactance.
- f) when a positive voltage is applied at pin 2 of V-2A, the capacitive current increases, as would be the case if capacity were increased. This lowers the frequency of the 200 KC oscillator. In addition, an increase of current in V-2A causes increased bias on V-2B, due to the common cathode bias arrangement. This reduces the inductive current in V-2B, which would be the case if inductive reactance had increased. This also assists in lowering the frequency.
- g) when a negative voltage is applied at pin 2 of V-2A, the capacitive current in V-2A decreases; this would be the case if capacity were decreased. This tends to raise the frequency of the 200 KC oscillator. In addition, the reduced bias on V-2B causes an increase of inductive current, which would be the case if the inductance were decreased; this assists in increasing the frequency.
- h) C-2 adjusts the phase shift at the grid, pin 2, of V-2A. During the alignment procedure, equal positive and negative voltages are alternately applied to the grid circuit of V-2A, and the linearity of the frequency shift of the 200 KC oscillator is noted. C-2 is adjusted for best linearity.
- i) approximate voltage inputs to the grid circuit of V-2A are shown below, together with the corresponding shift of 200 KC oscillator frequency:

Voltage Applied	200 KC frequency Shift
Plus 1 volt	minus 130 cycles
Minus 1 volt	plus 130 cycles
Plus 3 volts	minus 370 cycles
Minus 3 volts	plus 370 cycles

8. The Balanced Mixer Circuit:

- a) V-3 and V-4 operate as a balanced mixer circuit.
- b) the two outputs of the 200 KC oscillator, 180 degrees out of phase, are fed to grid 3, pin 7, of each tube.
- c) the primary crystal or VMO frequency is applied to the control grids, pin 1, of each tube, via a tuned circuit. The tuned circuit consists of C-18A, and either T-1 or T-2, depending on the band in use.
- d) the plates of the mixer tubes are connected to a tuned circuit consisting of C-18B, and either T-3 or T-4, depending on the band in use.
- e) C-18A and C-18B are ganged to the OUTPUT TUNING MC control, along with the tuning capacitor in the Power amplifier stage.
- f) the tuned circuits are tuned to pass the sum of the primary frequency and the 200 KC oscillator frequency. The primary frequency is cancelled in the balanced mixer. MIXER BALANCE controls R-13 and R-84 are included to obtain as perfect a balance as possible.

9. The Power Amplifier Stage:

- a) V-5 is a tuned Class B power amplifier, which raises the signal from the balanced mixer circuit to the maximum 3 watt level.
- b) the control grid of V-5, pin 5, is connected to a voltage divider to a negative 105 volts. When terminal 8 of E-1 is ungrounded, V-5 will be cut off. This terminal is used for CW operation; under all other conditions, this terminal is grounded. The bias on V-5 is adjusted by POWER control R-22.
- c) The output circuit at the plate of V-5 is a tuned tank, consisting of C-18C and either T-5 or T-6, depending on the band in use.
- d) a feedback network is employed between the output and the control grid to neutralize the circuit should the load be removed. The feedback voltage is adjusted by C-27.
- e) the plate current is monitored by PA PLATE CURRENT meter M-1.
- f) a reduced output is available at MONITOR jack J-2.
- g) C-27 is also used to eliminate parasitic oscillations.

10. The Power Supply:


Refer to Figure 8-1 in Model XFK Technical Manual

- a) POWER ON OFF switch, S-8, applies power to the ovens and the power supply.
- b) Two conventional full wave rectifier circuits are employed. The rectifier supplying the positive voltage employs a PI filter with choke. The rectifier supplying the negative voltage employs an RC filter network.
- c) Both rectifiers use voltage regulator tubes to maintain the 105 volt supplies constant.
- d) An unregulated 300 volts is applied to the power amplifier stage when PLATE ON OFF switch, S-4, is closed.
- e) Two voltages are taken out to the terminal board, E-1, at the rear of the equipment. They are:

Plus 105 volts, regulated.

6.3 V. AC

These voltages are used when the Facsimile demodulator unit, Model XFD, is used in conjunction with the XFK.






DIAGRAM NO.2





DIAGRAM NO.3



FREQUENCY SHIFT EXCITER MODEL XFK

FREQUENCY CONTROL ELEMENTS

- - (b) Re-insert Fl, place power on unit, note operation of both xtal and 200 KC wvens. From cold start ovens should reach operating temp. in 10 to 15 minutes.
 - (c) Check following voltages (50 ma plate current)
 - 1. Output L4 310 volts
 - 2. Pin 1 V10 105 volts
 - 3. Pin 2 VII 105 volts

Test 2	200 KC Osc.	test.	Set up	equipment	as	per	Diagram #	<i>‡</i> 1	

SEE NOTE
SHEET 7

- (a) Record voltage (VTVM) pin 5, V l -25 to -30 volts (b) REcord voltage " pin 6, V l -25 to -30 volts.
- (c) Set C7 approx. 7 deg. out of full mesh, adjust dial calibration to -600 cycles. Rotate dial to 0 cycles. Set padder C8 for 0 beat.
- (d) Set dial to plus 200 cycles record shift 200-220 cycles.
- (e) " # " " 400 cycles record shift 400-440 cycles.
- (f) Set dial to plus 600 cycles record shift 600-700 cycles.
- (g) Set dial to minus 200 cycles record shift 200-220 cycles
 (H) Set dial to minus 400 cycles record shift 400-440 cycles.
- (H) Set dial to minus 400 cycles record shift
 (i) Set dial to minus 600 cycles record shift
 400-440 cycles.
 600-700 cycles.

Test 3 Reactance Tube Liniarity Test. Set up equipment as per_Dwg #2

- (a) Switch "'Mode" switch to FAX
- (b) Initial setting of C2 at half capacity point. Apply 1 volt to Fax terminals note liniarity on plus and minus voltages. Apply 3 volts and note liniarity. Recheck liniarity over voltage range adjusting C2 if necessary to produce the best results.
- (c) Apply plus 1 volt Record shift

 (d) Apply minus 1 volt " " 130-150 cycles cycles
- (e) Apply plus 2 volts " " 260-300 cycles
 (f) Apply minus 2 volts " " 260.300 cycles
- (f) Apply minus 2 volts " " 260-300 cycles (g) Apply plus 3 volts " " 390-450 cycles
- (h) Apply minus 3 volts " " 390-450 cycles
 (i) Apply plus 4 volts " " 500-600 cycles
- (1) Apply plus 4 volts " " 500-600 cycles (J) Apply minus 4 volts " " 500-600 cycles
- (k) Record voltage required for 1000 cycle shift 3.2-4 volts.

note: whenever C2 is reset to obtain better liniarity the O beat must be reset before applying test voltages.

Test 4 Keying Circuit Test. Set up eqipment as per Dwg. # 3.

DATE 10/19/51	Test Procedure.	THE TECHNICAL MATERIEL
DRN.	XFK	CORPORATION
CHKD.	X F +	MAMARONECK, NEW YORK
APPD (11/9/54) ATJ		SHEET 4 OF 10 NO. 5-155

Test 4 (con't)

- (a) Switch " Mode" switch to Key.
- (b) Connect all crystal positions to x 1 on the multiplier patch panel.
- (c) Test switch on "Space" Record voltage pin 8 V7 70-75 volts
 (d) Test switch on "Mark" Record voltage pin 8 V7 20-25 volts
- (e) Set ohmmeter to center arm of shift pot R8. Adjust pot to 400 ohms to ground. set dial to 50 cycles shift.
- (f) Re-set shift dial to 500 cylces, Alternately switching from mark to space on test switch adjust R38 "Ballance Shift" so that mark and space shifts are equal. Adjust Shift Amplitude pot untill shift is plus/minus 250 cycles. readjust ballance pot if necessary.

(g)	Set	d hift	dial	to	100	cycles	Mark	45-55 cycles	
(h)	11	11	11	11	11	11	Space	45-55 cycles	
(i)	11	**	11	11	300	17	Mark	140-160 cycles	
(j)	11	11	**	11	Ħ	11	Space	140-160 cycles	
(k)	**	11	11	11	900	11	Mark	440-460 cycles	
(1)	11	2	11	11	11	11	Space	440-460 cycles	

(m) Set test switch to line. check minimum and maximum keying voltages

Test 5 Multiplication Panel Check

- (a) Set shift dial to 800 cycles. Test switch to space. zero beat output. switch to mark note that shift is 800 cycles.
- (b) Test each crystal position jack in x l multiplier, shift should remain at 800 cycles shift.
- (c) Set jack to xtal # 1 multiplication x 1
- (d) Recheck space zero beat and mark 800 cycle setting.

(e) Plug into x 2	Record shift	400	cycles
(f) Plug into x 3	11 11	266	cycl es
(g) Plug into x 4	Record shift	200	cycles
(h) Plug into x6	Record shift	133	cycles
(i) Plug into x 8	Record shift	100	cycles
(J) Plug into x 9	Record shift	88	cycles

Upon completion of the above tests. Re-set zero setting with shift dial on zero. Place glyptol on ballance and amplitude shift pots.

Periodically during above tests glance at the oven indicators and note proper operation of both ovens.

DATE 10/19/51	
DRN.	le le
СНКД.	
APPD. AJJ (11/9/54)	

Test Procedure XFK THE TECHNICAL MATERIEL CORPORATION MAMARONECK, NEW YORK

SHEET 5 OF 10 NO. 5-155

FREQUENCY SHIFT EXCITER

MODEL XFK

R.F. ALIGNMENT

Test 1	Alignment of Band 2
(a)	Set up equipment as per dwg. No 1
(b)	Switch band switch to Band No 2
(c)	Set all ceramic trimmers in R.F. stages to minimum capacity.
(d)	Check full mesh position of tuning condenser C 18 with indicator
	line on tuning dial.
(e)	Insert 2.6 mc. xtal in socket # 1
(f)	Insert 4.8 Mc. xtal in socket # 2
(g)	Insert 6.3 mc. xtal in socket # 3
(h)	Switch to xtal position # 1, set dial to 2.8 mc.
(i)	Connect VTVM (neg) to pin 1 V 4, Tune Tl for maximum voltage Record 5.5-10.0 volts
(j)	Set R.F. probe to pin 5 of V5, tune T3 for maximum voltage, select first peak going in from minimum inductance. 5.5-10.0 volts
(k)	Tune T5 for maximum current in thermocouple meter. retune T3
(1)	Switch to xtal position 3, tuning dial to 6.5mc.
(m)	Set Alan PD DIU LATT COMO COO TOT WONTINGS (AT ARE)
(n)	Set R.F. probe to pin 5 V5, tune Ch3 for maximum output 8-13 volts
(0)	Tune C 16 for maximum output on thermocouple meter.
(p)	Remove 646 200 kc. osc. tube. and ballance out carrier.
(q)	Disconnect Thermocouple ammeter, rotate tuning condenser over entire tuning range note prescense of parasitics (xtal switch to Ext position) Presence of parasitics will be indicated by apparent tuning of plate current with no drive from crystal. Tune to such parasitic
/ \	and remove such by tuning condenser trimmer C 27.
(r)	RE_track both ends of bands.
(s)	Switch to xtal position 2 tune tuning condenser for output peak note calibration of dial near 5 mc.

note calibration of dial near 5 mc. Check for proper side band selection in alignment. (t)

Tune xtal # 1 V.) Across 70 Ju 2.8 mc (u) Tune xtal # 2
Tune xtal # 3 2.8 V. Output mc (v) V.) Load 18-25 6.5 mc

DATE	10/19/51
DRN.	
CHKD.	
APPD.	AJJ(11/7/54)

Test P. adure XFK

THE TECHNICAL MATERIEL **CORPORATION** MAMARONECK, NEW YORK

NO. 5-155 SHEET 6 OF //

Test 2 Alignment of Band 1

- (a) Insert 1.0 mc xtal in socket # 1
- (b) Insert 1.5 mc xtal in socket # 2
- (c) Insert 2.1 mc xtal in socket # 3
- (d) Switch to band No 1, set dial to 1.2 mc.
- (e) Connect VTVM(neg) to pin 1 V4, Tune T2 for maximum voltage record 10-15 volts
- (f) Set R.F. probe to pin 5 V5, Tune Th for maximum voltage select first peak going in from minimum inductance. 8-13 volts
- (g) Tune To for maximum output on thermocouple meter.
- (h) Switch to xtal position #3, Tuming dial to 2.3mc.
- (i) Set VTVM to pin 1 V4, tune C19 for maximum voltage 10-15 volts
- (j) Set R.F. probe of VTVM to pin 5 of V5, tune C24 for maximum voltage 11-17 volts
- (k) Tune C 28 for maximum output on thermocouple.
- (1) Re-check band for parasitics.
- (m) RE-track both ends of band.
- (n) switch to xtal #2, check calibration at output, 1.7 mc
- (o) check for proper side band selection.
- (p) Tune xtal #1 1.2 mc 18-25 V. Across 70 Ohm

DATE 10/19/51

DRN.

CHKD.

APPD. #55 (11/9/54)

THE TECHNICAL MATERIEL
CORPORATION
MAMARONECK, NEW YORK

SHEET 7 OF 10 NO. 5-155

THE				
TEST DATA SHEET, MODEL XFK	8	10	TMC SPECIFICATION NO.	S- 155
Test 1 (a) AC input 178 ohms Test 2 (a) Pin 5 V1 volts (b) Pin 6 V1 volts (c) Plus 200 cycles cycles (g) Minus 200 cycles (h) Minus 400 cycles (l) Minus 600 cycles (l) Minus 600 cycles (l) Minus 1 volt (l) Plus 2 volts (l) Minus 600 cycles (l) Minus 600 cycles (l) Minus 600 cycles (l) Minus 600 cycles (l) Minus 1 volt (l) Minus 2 volts (l) Plus 4 volts (l) Do cycles Mark (l) 100 cycles Mark (l) 100 cycles Space (l) 300 cycles Mark (l) 900 cycles Mark (l) 900 cycles Mark (l) 900 cycles Space (l) Minum Minimum keying voltage space (l) Minimum keying voltage space (l) Minimum keying voltage mark (l) S2 (l) X3 (l) X4 (l) X6 (l) X6 (l) X6 (l) X8 (l) X6 (l) X6 (l) X6 (l) X8 (l) X8 (l) X6 (l) X8 (l) Cycles (l) Cycles (l) Cycles (l) Cycles (l) Cycles (l) X6 (l) X8 (COMPILED	CHECKED	TITLE: TEST PROCEDURE: MODEL XFK	
Test 1 (a) AC input Test 2 (a) Pin 5 VI (b) Pin 6 VI (d) Plus 200 cycles (e) Plus 400 cycles (f) Plus 600 cycles (g) Minus 200 cycles (h) Minus 200 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 2 volts (i) Minus 2 volts (i) Plus 1 volt (i) Minus 2 volts (i) Plus 2 volts (i) Plus 3 volts (i) Plus 3 volts (i) Plus 4 volts (i) Plus 4 volts (i) Plus 4 volts (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 600 cycles (i) Plus 600 cycles (i) Plus 2 volts (i) Plus 5 volts (c) Cycles (ii) Plus 600 cycles (iii)	APPR	OVED		
Test 1 (a) AC input Test 2 (a) Pin 5 V1 (b) Pin 6 V1 (d) Plus 200 cycles (e) Plus 400 cycles (f) Plus 600 cycles (g) Minus 200 cycles (h) Minus 200 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 2 volts (i) Minus 2 volts (i) Plus 1 volt (i) Plus 2 volts (i) Plus 2 volts (i) Plus 3 volts (i) Plus 3 volts (i) Plus 4 volts (i) Plus 4 volts (i) Plus 4 volts (i) Plus 600 cycles (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 2 volts (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 600 cycles (i) Plus 2 volts (i) Plus 5 volts (i) Plus 600 cycles (i) Plus 600 cycles (i) Plus 600 cycles (i) Plus 7 volts (i) Plus 600 cycles (i) Plus 600			TEST DATA SHEET, MODEL XFK	
Test 2 (a) Pin 5 V1 (b) Pin 6 V1 (d) Plus 200 cycles (e) Plus 400 cycles (f) Plus 600 cycles (g) Minus 200 cycles (g) Minus 200 cycles (g) Minus 200 cycles (g) Minus 600 cycles (h) Minus 600 cycles (i) Minus 600 cycles (c) Plus 1 volt (d) Minus 1 volt (e) Plus 2 volts (f) Minus 2 volts (g) Plus 3 volts (g) Plus 3 volts (g) Plus 4 volts (g) Plus 4 volts (g) Plus 4 volts (g) Plus 4 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 8 volts (g) Plus 8 volts (g) Plus 7 volts (g) Plus 8 volts (g) Plus 8 volts (g) Plus 7 volts (g) Plus 8 volts (g) Plus 8 volts (g) Plus Plus Plus Plus Plus Plus Plus Plus			,	
Test 2 (a) Pin 5 VI (b) Pin 6 VI (d) Plus 200 cycles (e) Plus 400 cycles (e) Plus 600 cycles (f) Plus 600 cycles (g) Minus 200 cycles (h) Minus 400 cycles (i) Minus 600 cycles (i) Minus 1 volt (j) Minus 2 volts (k) Plus 2 volts (k) Plus 3 volts (k) Plus 3 volts (k) Plus 4 volts (k) Plus 5 volts (k) Plus 6 volts (k) Plus 6 volts (k) Plus 7 volts (c) Plus 8 Volts (c) Plus 8 Volts (c) Plus 6 volts (c) Plus 6 volts (c) Plus 6 volts (d) Plus 6 volts (d) Plus 6 volts (d) Plus 6 volts (e) Plus 7 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 7 volts (g) Plus 8 Volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 7 volts (g) Plus 8 Volts (g) Plus 8 Volts (g) Plus 8 Volts (g) Plus 6 volts (g) Plus 7 volts (g) Plus 8 Volts (g) Plus 8 Volts (g) Plus 8 Volts (g) Plus 9 volts (g) Plus 1 volt (g) P	Test 1			
(a) Pin 5 VI (b) Pin 6 VI (b) Pin 6 VI (d) Plus 200 cycles (e) Plus 400 cycles (e) Plus 600 cycles (f) Plus 600 cycles (g) Minus 200 cycles (h) Minus 200 cycles (i) Minus 400 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 1 volt (c) Plus 1 volt (d) Minus 1 volt (e) Plus 2 volts (f) Minus 2 volts (g) Plus 3 volts (g) Plus 3 volts (g) Plus 4 volts (j) Minus 4 volts (c) Pin 8 V7Space (d) Pin 8 V7Mark (d) Pin 8 V7Mark (g) 100 cycles Mark (g) 100 cycles Mark (g) 100 cycles Mark (g) 100 cycles Space (i) 300 cycles Space (i) 300 cycles Mark (c) Pin 8 V7Mark (c) Pin 8 V7Mark (d) Pin 8 V7Mark (e) 100 cycles Space (i) 300 cycles Mark (c) Pin 8 V7Mark (c) Pin 8 V7Mark (d) Pin 8 V7Mark (e) 100 cycles Space (i) 300 cycles Mark (c) cycles (ii) 300 cycles Mark (c) cycles (ii) 900 cycles Mark (c) cycles (ii) 900 cycles Mark (c) cycles (ii) Minum keying voltage space (m) minimum keying voltage space (m) minimum keying voltage mark (e) X2 (f) X3 (cycles (g) X4 (cycles (f) X6 (cycles (cy	(a)	AC input	175 ohms	
(a) Pin 5 VI (b) Pin 6 VI (b) Pin 6 VI (d) Plus 200 cycles (e) Plus 400 cycles (e) Plus 600 cycles (f) Plus 600 cycles (g) Minus 200 cycles (h) Minus 200 cycles (i) Minus 400 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 600 cycles (i) Minus 1 volt (c) Plus 1 volt (d) Minus 1 volt (e) Plus 2 volts (f) Minus 2 volts (g) Plus 3 volts (g) Plus 3 volts (g) Plus 4 volts (j) Minus 4 volts (c) Plus 4 volts (j) Minus 4 volts (c) Pin 8 V7Space (d) Pin 8 V7Mark (d) Pin 8 V7Mark (g) 100 cycles Mark (g) 100 cycles Mark (g) 100 cycles Space (h) 100 cycles Space (i) 300 cycles Space (ii) 300 cycles Space (iii) 300 cycles Space (iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	m . a			
(b) Pin 6 VI (d) Plus 200 cycles (e) Plus 400 cycles (f) Plus 600 cycles (g) Minus 200 cycles (g) Minus 200 cycles (h) Minus 400 cycles (i) Minus 600 cycles (i) Minus 600 cycles (d) Minus 600 cycles (e) Plus 1 volt (c) Plus 1 volt (d) Minus 1 volt (e) Plus 2 volts (f) Minus 2 volts (g) Plus 3 volts (g) Plus 3 volts (h) Minus 3 volts (i) Plus 4 volts (j) Minus 4 volts (j) Minus 4 volts (k) 1000 cycles shift Test 4 (c) Pin 8 V7Space (d) Pin 8 V7Mark (g) 100 cycles Mark (p) 100 cycles Mark (p) 100 cycles Space (p) 300 cycles Space (p) minimum keying voltage space (m) minimum keying voltage mark Test 5 (e) X2 (f) X3 (cycles (g) X4 (cycles (h) X6 (cycles (li) X8 (cycles (cycles (li) X8 (cycles (cycles (li) X8 (cycles (cycles (cycles (li) X8 (cycles (cycle		i. = 171		
(a) Plus 200 cycles cycles (e) Plus 400 cycles cycles (f) Plus 600 cycles cycles (g) Minus 200 cycles cycles (h) Minus 400 cycles cycles (i) Minus 600 cycles cycles (i) Minus 600 cycles cycles (j) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts (k) 1000 cycles shark cycles (g) 100 cycles Mark cycles (j) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Space cycles (m) minimum keying voltage space cycles (m) minimum keying voltage mark cycles (e) X2 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(e) Plus 400 cycles cycles (f) Plus 600 cycles cycles (g) Minus 200 cycles cycles (h) Minus 400 cycles cycles (i) Minus 600 cycles cycles (i) Minus 600 cycles cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 5 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (h) minimum keying voltage mark volts (e) X2 cycles (f) X3 cycles	• •		g.	
(f) Plus 600 cycles cycles (g) Minus 200 cycles cycles (h) Minus 400 cycles cycles (i) Minus 600 cycles cycles Test 3 (c) Plus 1 volt cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 5 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts (e) X2 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				***************************************
(g) Minus 200 cycles cycles (h) Minus 400 cycles cycles (i) Minus 600 cycles cycles Test 3 (c) Plus 1 volt cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space cycles (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles <td></td> <td></td> <td></td> <td></td>				
(i) Minus 600 cycles cycles (c) Plus 1 volt cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles </td <td></td> <td></td> <td></td> <td>***************************************</td>				***************************************
Test 3 (c) Plus 1 volt (d) Minus 1 volt (e) Plus 2 volts (f) Minus 2 volts (g) Plus 3 volts (h) Minus 3 volts (i) Plus 4 volts (j) Minus 4 volts (j) Minus 4 volts (k) 1000 cycle shift Test 4 (c) Pin 8 V7Space (d) Pin 8 V7Mark (d) Pin 8 V7Mark (g) 100 cycles Mark (g) 100 cycles Mark (h) 100 cycles Space (i) 300 cycles Space (i) 300 cycles Space (i) 300 cycles Space (i) 900 cycles Space (i) minimum keying voltage space (m) minimum keying voltage mark Test 5 (e) X2 (f) X3 (cycles (i) X6 (i) X6 (cycles (ii) X8 (cycles (ii) X8 (cycles (ii) X8 (cycles (iii) X8 (cycles (iii) X8 (cycles (iii) X8 (cycles (cycl				cycles
(c) Plus 1 volt cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	(i) M	linus 600 cycl	es	cycles
(c) Plus 1 volt cycles (d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	M4-7			
(d) Minus 1 volt cycles (e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts (d) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles		1110 1 11014		
(e) Plus 2 volts cycles (f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Space cycles (l) 900 cycles Space cycles (m) minimum keying voltage space cycles (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(f) Minus 2 volts cycles (g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	•			
(g) Plus 3 volts cycles (h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(h) Minus 3 volts cycles (i) Plus 4 volts cycles (j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	(g) P	lus 3 volts		
(j) Minus 4 volts cycles (k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space cycles (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(k) 1000 cycle shift volts Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (m) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
Test 4 (c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Space cycles (k) 900 cycles Space cycles (m) minimum keying voltage space cycles (m) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles			•	
(c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	(k) 1	000 cycle shi	ft	volts
(c) Pin 8 V7Space volts (d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	Test 4			
(d) Pin 8 V7Mark volts (g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles		in 8 V7 Spa	ce	volts
(g) 100 cycles Mark cycles (h) 100 cycles Space cycles (i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (l) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(i) 300 cycles Mark cycles (j) 300 cycles Space cycles (k) 900 cycles Mark cycles (1) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(j) 300 cycles Space cycles (k) 900 cycles Mark cycles (1) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles	(h) 1	00 cycles Spa	ce	
(k) 900 cycles Mark cycles (1) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(1) 900 cycles Space cycles (m) minimum keying voltage space volts (n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
(m) minimum keying voltage space (n) minimum keying voltage mark Test 5 (e) X2 (f) X3 (g) X4 (g) X4 (h) X6 (i) X8 cycles cycles cycles cycles cycles				
(n) minimum keying voltage mark volts Test 5 cycles (e) X2 cycles (f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles				
Test 5 (e) X2				
(e) X2		, ,	-	
(f) X3 cycles (g) X4 cycles (h) X6 cycles (i) X8 cycles		-		
(g) X4cycles (h) X6cycles (i) X8cycles				
(h) X6 cycles (i) X8 cycles	li .			
(i) X8 cycles				

10/19/	51	T	
SHEET 9	or_ ¹⁰	TMC SPECIFICATION NO. S-155	A
COMPILED	CHECKED	TITLE: TEST PROCEDURE: MODEL XFK	
APPR	ROVED		
7111	.0111	TEST DATA SHEET, MODEL XFK	
		R.F. Alignment	
Test 1		Note Milgiment	
(i) (j) (m) (n) (p) (q) (u) (v)	Tune T1 Tune T5 Tune C30 Tune C43 Ba lance out Parasitics Tune xtal #1 Tune xtal #2 Tune xtal #3	Carrier wolts D volts R volts D volts R volts D volts R volts R OK OK OK OK volts R volts Mc volts Volts Wolts	F C
(f) (i) (j) (1) (p) (q)	Tune T2 Tune T4 Tune C19 Tune C24 Parasitics Tune xtal #1 Tune xtal #2 Tune xtal #3	volts D volts R volts D volts D volts R OK mc volts mc volts volts volts	F C
·			

かくべ. < ₽ くこ < 6 < 9 ~7 ₹ 6 < (7) なく ر س <u><</u>. ∠ თ **4**7 FREQUENCY MODEL AMPLIFIES N ALL REGULATOR & BUFFER REACTANCE 200 REGULATOR KEYER (MARK) 12AUT KEYER (SPACE) RECTIFIER RECTIFIER TUNCTION MIXER MIXER 大 の の S CRYSTAL TUNED VOLTAGES XIX D SHIFT 280 280 12 AU7 2526 6356 12AU7 6XA **5094** 6356 12AU7 TYPE 656 M DIZ イタ大川乙 X CITE N $\mathbf{\sigma}$ (V) SLION 380 360 150 000 00 70 00 TYPICAL 00 ∞ w 6 6 10 U D 10 のえ 4 6 N N N O N N N N N on Ø 2570 360 >C 380 VOLTAGE œ 7.7 W N ROUND 0 0 N 30 UI = CAV PIZ 1 6 W w 6 O U W S BANU 360 Ac 360 360 320 NOLTS 250 920 8 MITH Ñ 63 w DATA N 3 DIZ P 6 ~1 6 6 6 6 ~1 6 œ VOLTS の耳田田丁 . P ó ó 6.00 P 00 600 υþ \mathfrak{w} 0 62 Ü Ó O DIZ ~ ~1 ~ ~1 1 00 7 VOLTS 1.5 7.3 **∂**0 7.3 0 w 0 SERIAL DAII ロス 00 4 O 4 4 00 ω NOLTS 6.0° 6.3 6.0 7.0 6 y .0°0 7.8 0 2 Z 0. DIZ U 0 YOUTS N 6.7 6 N DATE 3-18-53 THE TECHNICAL MATERIEL TYPICAL DRN. C.D.D. CORPORATION YOUTNGE DATA SHEET MAMARONECK, NEW YORK CHKD. REV. A APPD. ATT 11/9/54 **OF** \G NO. 5-155 10 SHEET